Author of the publication

MT-SBST: Self-test optimization in multithreaded multicore architectures.

, , , , , and . ITC, page 734-743. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A fault injection platform for the analysis of soft error effects in FPGA soft processors., and . DDECS, page 15-20. IEEE, (2016)A soft error vulnerability analysis framework for Xilinx FPGAs., , and . FPGA, page 237-240. ACM, (2014)Automated Hardware Security Countermeasure Integration Inside High Level Synthesis., , , and . DATE, page 1-2. IEEE, (2024)Software-Based Self-Test for Pipelined Processors: A Case Study., , , , and . DFT, page 535-543. IEEE Computer Society, (2005)A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs., , , and . IOLTS, page 271-276. IEEE Computer Society, (2007)FPGA-based Acceleration for Tracking Audio Effects in Movies., , and . FCCM, page 85-92. IEEE Computer Society, (2012)On a Security-oriented Design Framework for Medical IoT Devices: The Hardware Security Perspective., , , , , and . DSD, page 301-308. IEEE, (2020)Detecting Hardware Faults in Approximate Adders via Minimum Redundancy., , and . IOLTS, page 1-7. IEEE, (2023)Security and Reliability Evaluation of Countermeasures implemented using High-Level Synthesis., , , , and . IOLTS, page 1-8. IEEE, (2022)Test Generation and Fault Simulation for Cell Fault Model using Stuck-at Fault Model based Test Tools., , and . J. Electron. Test., 13 (3): 315-319 (1998)