Author of the publication

A fully integrated 144 MHz wireless-power-receiver-on-chip with an adaptive buck-boost regulating rectifier and low-loss H-Tree signal distribution.

, , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2pA/√Hz Current-Conveyor-Assisted Ultrasound Receiver with 25pF CMUT Parasitic Capacitance., , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)A 99.5dB-DR 5kHz-BW Closed-Loop Neural-Recording IC based on Continuous-Time Dynamic-Zoom ΔΣ ADC with Automatic AFE-Gain Control., , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)Capacitor-Less Dual-Mode All-Digital LDO With ΔΣ-Modulation-Based Ripple Reduction., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (5): 1620-1624 (2021)Dynamic-Range-Enhancement Techniques for Artifact-Tolerant Biopotential-Acquisition ICs., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3090-3095 (2022)85 dB dynamic range 1.2 mW 156 kS/s biopotential recording IC for high-density ECoG flexible active electrode array., , , , , and . ESSCIRC, page 141-144. IEEE, (2013)A 2.5mW 12MHz-BW 69dB SNDR Passive Bandpass ΔΣ ADC with Highpass Noise-Shaping SAR Quantizers., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 96.5%-Power-Efficiency Hybrid Buck-Boost Photovoltaic Energy Harvester Employing Adaptive FOCV MPPT Control for >98% MPPT Efficiency Across a 10, 000× Dynamic Range., , , , , , , and . VLSI Technology and Circuits, page 200-201. IEEE, (2022)A 333TOPS/W Logic-Compatible Multi-Level Embedded Flash Compute-In-Memory Macro with Dual-Slope Computation., , , , , , , and . CICC, page 1-2. IEEE, (2023)A 0.0046mm2 6.7μW Three-Stage Amplifier Capable of Driving 0.5-to-1.9nF Capacitive Load with >0.68MHz GBW without Compensation Zero., , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A Δ-Based Spike Sorting SoC with End-to-End Implementation of Event-Driven Binary Autoencoder Neural Network in Analog CIM Achieving 94.54% Accuracy and 3.11μW/ch., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2024)