( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HELLO: improved neural network architectures and methodologies for small variant calling.

, , , и . BMC Bioinform., 22 (1): 404 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Liu Deming

Deming Sun

Deming Kong

Deming Kong

Chen Chen

 

Другие публикации лиц с тем же именем

Fast large-scale optimal power flow analysis for smart grid through network reduction., и . ASP-DAC, стр. 373-378. IEEE, (2014)A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation., , , , , и . DATE, стр. 1789-1794. EDA Consortium San Jose, CA, USA / ACM DL, (2013)ScaleHLS: Scalable High-Level Synthesis through MLIR., , , , , , и . CoRR, (2021)Algorithm/Accelerator Co-Design and Co-Search for Edge AI., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3064-3070 (2022)VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization., , , , , и . IEEE Trans. Computers, 70 (5): 696-710 (2021)Optimality study of resource binding with multi-Vdds., , , и . DAC, стр. 580-585. ACM, (2006)Throughput-oriented kernel porting onto FPGAs., , , , и . DAC, стр. 11:1-11:10. ACM, (2013)C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs., , и . DAC, стр. 205:1-205:6. ACM, (2014)Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation., , , , , и . DAC, стр. 7:1-7:6. ACM, (2016)Performance-driven mapping for CPLD architectures., , , и . FPGA, стр. 39-47. ACM, (2001)