( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
TroScan: Enhancing On-Chip Delivery Resilience to Physical Attack Through Frequency-Triggered Key Generation.

, , , , и . DATE, стр. 1-6. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

 

Другие публикации лиц с тем же именем

Efficient region-aware P/G TSV planning for 3D ICs., , , , , и . ISQED, стр. 171-178. IEEE, (2014)Large scale recurrent neural network on GPU., , , , , , , и . IJCNN, стр. 4062-4069. IEEE, (2014)Register allocation for hybrid register architecture in nonvolatile processors., , , , , и . ISCAS, стр. 1050-1053. IEEE, (2014)Fine-grain Sleep Transistor Placement Considering Leakage Feedback Gate., , и . APCCAS, стр. 964-967. IEEE, (2006)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)Mini-step Strategy for Transient Analysis, и . CoRR, (2011)Low Clock Swing D Flip-Flops Design by Using Output Control and MTCMOS., , и . PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 486-495. Springer, (2006)Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration., , , , , , и . DAC, стр. 126:1-126:6. ACM, (2015)Design of multi-stage latency adders using detection and sequence-dependence between successive calculations., , , , и . ISCAS, стр. 998-1001. IEEE, (2014)Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , и . DAC, стр. 80:1-80:6. ACM, (2017)