Author of the publication

Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.

, , , , , , and . DAC, page 80:1-80:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A self-adaptive projection method with improved step-size for solving variational inequalities., , and . Comput. Math. Appl., 55 (4): 819-832 (2008)Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array., , , , , , , and . ASP-DAC, page 645-650. IEEE, (2018)Sparsity-Aware Non-Volatile Computing-In-Memory Macro with Analog Switch Array and Low-Resolution Current-Mode ADC., , , , , and . ASP-DAC, page 684-689. IEEE, (2022)On duality theory for non-convex semidefinite programming., , and . Ann. Oper. Res., 186 (1): 331-343 (2011)A hybrid splitting method for variational inequality problems with separable structure., , , and . Optim. Methods Softw., 28 (4): 725-742 (2013)An iteratively approximated gradient projection algorithm for sparse signal reconstruction., , and . Appl. Math. Comput., (2014)A full-NT-step infeasible interior-point algorithm for SDP based on kernel functions., and . Appl. Math. Comput., 217 (10): 4990-4999 (2011)A 4-Mbps 41-pJ/bit On-off Keying Transceiver for Body-channel Communication with Enhanced Auto Loss Compensation Technique., , , , , , and . A-SSCC, page 173-176. IEEE, (2019)A derivative-free algorithm for spherically constrained optimization., , , and . J. Glob. Optim., 76 (4): 841-861 (2020)A 28-nm Floating-Point Computing-in-Memory Processor Using Intensive-CIM Sparse-Digital Architecture., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 59 (8): 2630-2643 (August 2024)