Author of the publication

Priority Based Error Correction Code (ECC) for the Embedded SRAM Memories in H.264 System.

, , , and . J. Signal Process. Syst., 73 (2): 123-136 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

VL-ECC: Variable Data-Length Error Correction Code for Embedded Memory in DSP Applications., , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (2): 120-124 (2014)Dynamic Transfer Policies for Parallel Queues., , and . CoRR, (2024)KLUE: Korean Language Understanding Evaluation., , , , , , , , , and 21 other author(s). NeurIPS Datasets and Benchmarks, (2021)Adaptive ECC for Tailored Protection of Nanoscale Memory., , , , and . IEEE Des. Test, 34 (6): 84-93 (2017)Priority Based Error Correction Code (ECC) for the Embedded SRAM Memories in H.264 System., , , and . J. Signal Process. Syst., 73 (2): 123-136 (2013)A hybrid optimization approach for employee rostering: Use cases at Swissgrid and lessons learned., and . CoRR, (2021)Domain-agnostic Question-Answering with Adversarial Training., , and . MRQA@EMNLP, page 196-202. Association for Computational Linguistics, (2019)13.2 A 1Tb 4b/Cell 96-Stacked-WL 3D NAND Flash Memory with 30MB/s Program Throughput Using Peripheral Circuit Under Memory Cell Array Technique., , , , , , , , , and 20 other author(s). ISSCC, page 220-221. IEEE, (2020)Reconfigurable ECC for adaptive protection of memory., , , , and . MWSCAS, page 1085-1088. IEEE, (2013)