( en | de | ru )

 

Disambiguation of "Akella, Venkatesh"

Author of the publication

copydeleteadd this publication to your clipboard
Rate-distortion-complexity adaptive video compression and streaming.

, , and . ICIP, page 2051-2054. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Venkatesh Kolluru

Venkatesh Ramakrishnan

Alagarswamy Venkatesh

Ganesh Venkatesh

Balakrishnan Venkatesh

 

Other publications of authors with the same name

A transformational approach to asynchronous high-level synthesis., and . VLSI, volume A-42 of IFIP Transactions, page 201-210. North-Holland, (1993)Markov decision process (MDP) framework for optimizing software on mobile phones., , , , and . EMSOFT, page 11-20. ACM, (2009)Parallel Composition of Lockstep Synchronous Processes for Hardware Validation: Divide-and-Conquer Composition., , and . Automatic Verification Methods for Finite State Systems, volume 407 of Lecture Notes in Computer Science, page 374-382. Springer, (1989)Scheduling optical packets in wavelength, time, and space domains for all-optical packet switching routers., , , and . ICC, page 1836-1842. IEEE, (2005)SoK: Limitations of Confidential Computing via TEEs for High-Performance Compute Systems., , , and . SEED, page 121-132. IEEE, (2022)Scalable Hardware Accelerator for Mini-Batch Gradient Descent., and . ACM Great Lakes Symposium on VLSI, page 159-164. ACM, (2018)Improving Provisioned Power Efficiency in HPC Systems with GPU-CAPP., , , , and . HiPC, page 112-122. IEEE, (2018)From Process-Oriented Functional Specifications to Efficient Asynchronous Circuits., and . VLSI Design, page 324-325. IEEE Computer Society, (1992)Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor., , , , , , , , and . ISCA, page 150-161. IEEE Computer Society, (2004)Limitations of VLSI Implementation of Delay-Insensitive Codes., , and . FTCS, page 208-217. IEEE Computer Society, (1996)