( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Clock tree synthesis with data-path sensitivity matching.

, , и . ASP-DAC, стр. 498-503. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Elke Guthaus

Matthew Mellon

Matthew David

Matthew Grum

Matthew The

 

Другие публикации лиц с тем же именем

Current-mode clock distribution., и . ISCAS, стр. 1203-1206. IEEE, (2014)Process-induced skew reduction in nominal zero-skew clock trees., , и . ASP-DAC, стр. 84-89. IEEE, (2006)Non-uniform clock mesh optimization with linear programming buffer insertion., , и . DAC, стр. 74-79. ACM, (2010)Dynamic voltage scaling for SEU-tolerance in low-power memories., и . VLSI-SoC, стр. 207-212. IEEE, (2012)High-Performance, Low-Power Resonant Clocking: Embedded tutorial., и . ICCAD, стр. 742-745. ACM, (2012)Welcome from the general chair.. VLSI-SoC, IEEE, (2012)A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS., , и . ICCD, стр. 499-506. IEEE Computer Society, (2016)VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS., , и . ISQED, стр. 506-515. IEEE, (2012)DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis., , , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2108-2117 (2018)Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor., , , , , , и . IEEE Trans. Computers, 54 (8): 998-1012 (2005)