( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Fault simulation for analog test coverage.

, , , и . ITC, стр. 1-7. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kasyap Natarajan

Paruthiure Natarajan

Natarajan Thiagarajan

Arupon Natarajan

 

Другие публикации лиц с тем же именем

DEFCON: Defect Acceleration through Content Optimization., , , , и . ITC, стр. 298-304. IEEE, (2022)A defect tolerance framework for improving yield., , и . DAC, стр. 847-852. ACM, (2022)A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays., , , , и . ATS, стр. 187-192. IEEE Computer Society, (2015)Scalable and efficient analog parametric fault identification., , , и . ICCAD, стр. 387-392. IEEE, (2013)Every test makes a difference: Compressing analog tests to decrease production costs., , и . ASP-DAC, стр. 539-544. IEEE, (2016)Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults., , , , , и . ATS, стр. 120-125. IEEE, (2022)Fast eye diagram analysis for high-speed CMOS circuits., , , , и . DATE, стр. 1377-1382. ACM, (2015)On Accelerating Path Delay Fault Simulation of Long Test Sequences., , , , и . ITC, стр. 1-9. IEEE Computer Society, (2008)HardCompress: A Novel Hardware-based Low-power Compression Scheme for DNN Accelerators., , , , , и . ISQED, стр. 457-462. IEEE, (2021)SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts., , , , , , , и . ITC, стр. 1-10. IEEE, (2020)