( en | de | ru )

 

Disambiguation of "Natarajan, Suriyaprakash"

Author of the publication

copydeleteadd this publication to your clipboard
Fault simulation for analog test coverage.

, , , and . ITC, page 1-7. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kasyap Natarajan

Paruthiure Natarajan

Natarajan Thiagarajan

Arupon Natarajan

 

Other publications of authors with the same name

DEFCON: Defect Acceleration through Content Optimization., , , , and . ITC, page 298-304. IEEE, (2022)A defect tolerance framework for improving yield., , and . DAC, page 847-852. ACM, (2022)A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays., , , , and . ATS, page 187-192. IEEE Computer Society, (2015)HardCompress: A Novel Hardware-based Low-power Compression Scheme for DNN Accelerators., , , , , and . ISQED, page 457-462. IEEE, (2021)SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts., , , , , , , and . ITC, page 1-10. IEEE, (2020)On Accelerating Path Delay Fault Simulation of Long Test Sequences., , , , and . ITC, page 1-9. IEEE Computer Society, (2008)Fast eye diagram analysis for high-speed CMOS circuits., , , , and . DATE, page 1377-1382. ACM, (2015)Every test makes a difference: Compressing analog tests to decrease production costs., , and . ASP-DAC, page 539-544. IEEE, (2016)Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults., , , , , and . ATS, page 120-125. IEEE, (2022)Scalable and efficient analog parametric fault identification., , , and . ICCAD, page 387-392. IEEE, (2013)