( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
6.5 A 6.4-to-32Gb/s 0.96pJ/b Referenceless CDR Employing ML-Inspired Stochastic Phase-Frequency Detection Technique in 40nm CMOS.

, , , и . ISSCC, стр. 124-126. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Su-Jeong Jeong

Wonrae Jeong

Hyung-Gon Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

 

Другие публикации лиц с тем же именем

A 10 Gb/s voltage swing level controlled output driver in 65-nm CMOS technology., и . ISOCC, стр. 53-56. IEEE, (2012)A 10-Gb/s 6-Vpp differential modulator driver in 65-nm CMOS., , и . ISCAS, стр. 1869-1872. IEEE, (2014)A 0.032mm2 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range., , , , , и . ISSCC, стр. 250-251. IEEE, (2013)A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage., , , , , и . IEEE J. Solid State Circuits, 55 (8): 2219-2227 (2020)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop., , , , и . A-SSCC, стр. 73-76. IEEE, (2018)A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control., , и . CICC, стр. 1-4. IEEE, (2017)A Fully Integrated 700MA Event-Driven Digital Low-Dropout Regulator with Residue-Tracking Loop for Fine-Grained Power Management Unit., и . VLSI Circuits, стр. 231-232. IEEE, (2018)A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b., , , , , , , , , и 1 other автор(ы). ESSCIRC, стр. 225-228. IEEE, (2003)0.41-pJ/b/dB Asymmetric Simultaneous Bidirectional Transceivers With PAM-4 Forward and PAM-2 Back Channels for 5-m Automotive Camera Link., , , , , и . VLSI Technology and Circuits, стр. 30-31. IEEE, (2022)A 32Gb/s/pin 0.51 pJ/b Single-Ended Resistor-less Impedance-Matched Transmitter with a T-Coil-Based Edge-Boosting Equalizer in 40nm CMOS., , , , , , и . ISSCC, стр. 410-411. IEEE, (2023)