Author of the publication

Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors.

, , , , , , , , , , , and . IEICE Trans. Electron., 97-C (3): 157-165 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Development of an Advanced Circuit Model for Superconducting Strip Line Detector Arrays., , , , , , and . IEICE Trans. Electron., 99-C (6): 676-682 (2016)QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code., , , , and . DAC, page 451-456. IEEE, (2021)32 GHz 6.5 mW Gate-Level-Pipelined 4-Bit Processor using Superconductor Single-Flux-Quantum Logic., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)SuperNPU: An Extremely Fast Neural Processing Unit Using Superconducting Logic Devices., , , , , , , , , and . MICRO, page 58-72. IEEE, (2020)NEO-QEC: Neural Network Enhanced Online Superconducting Decoder for Surface Codes., , , , and . CoRR, (2022)Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors., , , , , , , , , and 2 other author(s). IEICE Trans. Electron., 97-C (3): 157-165 (2014)Inter-temperature Bandwidth Reduction in Cryogenic QAOA Machines., , , , , , and . CoRR, (2023)A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic., , , and . ISSCC, page 460-462. IEEE, (2019)XQsim: modeling cross-technology control processors for 10+K qubit quantum computers., , , , , , , , , and . ISCA, page 366-382. ACM, (2022)C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms., , , , , , , and . CoRR, (2024)