( en | de | ru )

 

Disambiguation of "Fujimaki, Akira"

Author of the publication

copydeleteadd this publication to your clipboard
A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic.

, , , and . ISSCC, page 460-462. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Akira Hayashima

Akira Hori

Akira Satake

Akira Hayashima

Akira Yasui

 

Other publications of authors with the same name

Design of Variable Bit-Width Arithmetic Unit Using Single Flux Quantum Device., , , , , , , , , and 2 other author(s). ISCAS, page 3547-3551. IEEE, (2022)Development of an Advanced Circuit Model for Superconducting Strip Line Detector Arrays., , , , , , and . IEICE Trans. Electron., 99-C (6): 676-682 (2016)Design and High-Speed Demonstration of Single-Flux-Quantum Bit-Serial Floating-Point Multipliers Using a 10kA/cm2 Nb Process., , , , , , and . IEICE Trans. Electron., 97-C (3): 188-193 (2014)32 GHz 6.5 mW Gate-Level-Pipelined 4-Bit Processor using Superconductor Single-Flux-Quantum Logic., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)Superconductive Single-Flux-Quantum Circuit/System Technology and 40Gb/s Switch System Demonstration., , , , , , , , , and . ISSCC, page 532-533. IEEE, (2008)Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits., , , , , , , and . DATE, page 993-996. IEEE Computer Society, (2010)Proposal of a Compact Neutron Diffraction System with a Single-Flux-Quantum Signal Processor., , , , , and . IEICE Trans. Electron., 94-C (3): 254-259 (2011)Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors., , , , , , , , , and 2 other author(s). IEICE Trans. Electron., 97-C (3): 157-165 (2014)A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic., , , and . ISSCC, page 460-462. IEEE, (2019)