( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
Four field local motion compensated de-interlacing.

, , , and . ICASSP (5), page 253-256. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

Design and implementation of cubic spline interpolation for spike sorting microsystems., , , and . ICASSP, page 1641-1644. IEEE, (2011)Algorithm and Architecture Design of Power-Oriented H.264/AVC Baseline Profile Encoder for Portable Devices., , , , and . IEEE Trans. Circuits Syst. Video Techn., 19 (8): 1118-1128 (2009)Automatic threshold decision of background registration technique for video segmentation., , , and . VCIP, volume 4671 of Proceedings of SPIE, page 552-563. SPIE, (2002)Priority depth fusion for the 2D to 3D conversion system., , , , , and . Three-Dimensional Image Capture and Applications, volume 6805 of SPIE Proceedings, page 680513. SPIE, (2008)A VLSI architecture design of VLC encoder for high data rate video/image coding., , , and . ISCAS (4), page 398-401. IEEE, (1999)Low power full-search block-matching motion estimation chip for H.263+., , , and . ISCAS (4), page 299-302. IEEE, (1999)Analysis of EBCOT decoding algorithm and its VLSI implementation for JPEG 2000., , , and . ISCAS (4), page 329-332. IEEE, (2002)Algorithm and hardware architecture design for weighted prediction in H.264/MPEG-4 AVC., , , and . ISCAS, IEEE, (2006)Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture., , and . ISCAS (2), page 273-276. IEEE, (2004)The Chip Design of A 32-b Logarithmic Number System., , and . ISCAS, page 167-170. IEEE, (1994)