( en | de | ru )

 

Disambiguation of "Kim, Wonchan"

Author of the publication

copydeleteadd this publication to your clipboard
A digital-to-analog converter based on differential-quad switching.

, , , and . IEEE J. Solid State Circuits, 37 (10): 1335-1338 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wonchan Kim

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kison Kim

Kim Gerber

Bongcheol Kim

 

Other publications of authors with the same name

Full-CMOS 2-GHz WCDMA direct conversion transmitter and receiver., , , , , , , , , and . IEEE J. Solid State Circuits, 38 (1): 43-53 (2003)A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO., , , , and . ISSCC, page 222-598. IEEE, (2007)A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit., , , , , , , , , and . IEEE J. Solid State Circuits, 37 (12): 1822-1830 (2002)A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique., , , , , , and . IEEE J. Solid State Circuits, 36 (5): 800-809 (2001)A ±1.5V 4MHz Low-Pass Gm-C Filter in CMOS., and . ASP-DAC, page 341-342. IEEE, (1998)A load-adaptive, low switching-noise data output buffer., , , , , and . ISCAS (1), page 39-42. IEEE, (1999)A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b., , , , , , , , , and 1 other author(s). ESSCIRC, page 225-228. IEEE, (2003)A 0.25-µm CMOS 1.9-GHz PHS RF Transceiver With a 150-kHz Low-IF Architecture., , , , , , , and . IEEE J. Solid State Circuits, 42 (6): 1318-1327 (2007)A low-voltage, low-power CMOS delay element., , , and . IEEE J. Solid State Circuits, 31 (7): 966-971 (1996)A Semi-Digital Delay Locked Loop for Clock Skew Minimization., , and . VLSI Design, page 584-588. IEEE Computer Society, (1999)