Author of the publication

Network Interface Generation for MPSOC: From Communication Service Requirements to RTL Implementation.

, , and . IEEE International Workshop on Rapid System Prototyping, page 66-69. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis of dependency-aware traffic generators from NoC simulation traces., , , and . J. Syst. Archit., (2016)Methodological Framework for NoC Resources Dimensioning on FPGAs., , , and . FNC/MobiSPC, volume 56 of Procedia Computer Science, page 391-396. Elsevier, (2015)Network Interface Generation for MPSOC: From Communication Service Requirements to RTL Implementation., , and . IEEE International Workshop on Rapid System Prototyping, page 66-69. IEEE Computer Society, (2004)Automatic Generation of Component Wrappers by Composition of Hardware Library Elements Starting from Communication Service Specification., , and . IEEE International Workshop on Rapid System Prototyping, page 47-53. IEEE Computer Society, (2005)Generation of emulation platforms for NoC exploration on FPGA., , and . International Symposium on Rapid System Prototyping, page 186-192. IEEE, (2011)Introspection mechanisms for runtime verification in a system-level design environment., , , , and . Microelectron. J., 40 (7): 1124-1134 (2009)Component Based Framework for Designing and Validating Asynchronous Algorithms for Electrical Measurement and Protection., , , , and . ICPS, page 505-510. IEEE, (2021)A Verification Tool Implementation using Introspection Mechanism., , , , and . FDL, page 265-272. ECSI, (2006)A Codesign Experiment in Acoustic Echo Cancellation: GMDFa., , , , , , and . ISSS, page 83-. ACM / IEEE Computer Society, (1996)A Fast and Autonomous HLS Methodology for Hardware Accelerator Generation under Resource Constraints., , and . DSD, page 201-208. IEEE Computer Society, (2013)