( en | de | ru )

 

Disambiguation of "Calimera, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets.

, , , and . SNAMS, page 454-459. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrea Witzenrath

Risikofaktoren für abdominelle Komplikationen nach kardiopulmonalem Bypass. Uni Erlangen-Nürnberg, (2009)

Andrea Rottach

Analysis of the cell cycle dependent dynamics of Dnmt1 and Np95 in living cells. Uni München, (2009)

Andrea Hruby

Die MAPKKK Bck1p des Zellwand-Integritätssignalwegs in der Bäckerhefe Saccharomyces cerevisiae. Uni Münster, (2009)

Michaela Andrea Fingas

Resultate nach radikaler Prostatektomie bei Patienten mit einem Prostatakarzinom Gleason 7-10. Uni Marburg, (2009)

Andrea Calker

 

Other publications of authors with the same name

Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions., , , , and . ACM Great Lakes Symposium on VLSI, page 253-258. ACM, (2015)Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits., , , and . ISLPED, page 217-220. ACM, (2008)Power modeling and characterization of Graphene-based logic gates., , , and . PATMOS, page 223-226. IEEE, (2013)Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing., , , , , and . DATE, page 1544-1549. EDA Consortium, San Jose, CA, USA, (2007)Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating., , , , and . PATMOS, volume 6951 of Lecture Notes in Computer Science, page 214-225. Springer, (2011)Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (9): 1979-1993 (2009)Dataflow Restructuring for Active Memory Reduction in Deep Neural Networks., and . DATE, page 114-119. IEEE, (2021)Integer ConvNets on Embedded CPUs: Tools and Performance Assessment on the Cortex-A Cores., , , and . ICECS, page 598-601. IEEE, (2019)EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets., , and . AICAS, page 233-237. IEEE, (2020)NBTI-aware data allocation strategies for scratchpad memory based embedded systems., , , and . LATW, page 1-6. IEEE, (2011)