( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A cross-level verification methodology for digital IPs augmented with embedded timing monitors.

, , , , , , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Franco Kämmer

Franco Nüske

Franco Nüske

Franco Caldarone

Franco Lehmann

 

Другие публикации лиц с тем же именем

Model-driven design and validation of embedded software., , , , , , и . AST, стр. 98-104. ACM, (2011)An error simulation based approach to measure error coverage of formal properties., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 53-58. ACM, (2002)Test Generation for Stuck-at and Gate-Delay Faults in Sequential Circuits: A Mixed Functional/Structural Method., , и . DFT, стр. 254-262. IEEE Computer Society, (1994)Flexible energy-aware simulation of heterogenous wireless sensor networks., , , и . DATE, стр. 1638-1643. IEEE, (2009)On the use of GP-GPUs for accelerating compute-intensive EDA applications., , , , , , и . DATE, стр. 1357-1366. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Vacuity analysis for property qualification by mutation of checkers., , и . DATE, стр. 478-483. IEEE Computer Society, (2010)Cyber-Physical Systems Integration in a Production Line Simulator., , и . VLSI-SoC, стр. 237-242. IEEE, (2018)On the automatic generation of GPU-oriented software applications from RTL IPs., , и . CODES+ISSS, стр. 12:1-12:10. IEEE, (2013)Languages and Formalisms to Enable EDA Techniques in the Context of Industry 4.0., , , и . FDL, стр. 1-4. IEEE, (2019)Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach., , , и . J. Electron. Test., 17 (3-4): 321-330 (2001)