( en | de | ru )

 

Disambiguation of "Zashcholkin, Kostiantyn"

Author of the publication

copydeleteadd this publication to your clipboard
Development of Checkability in FPGA Components of Safety-Related Systems.

, , , , and . ICTES, volume 2762 of CEUR Workshop Proceedings, page 30-42. CEUR-WS.org, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zashcholkin, Kostiantyn
add a person with the name Zashcholkin, Kostiantyn
 

Other publications of authors with the same name

Combined Use of Equivalent and Non-Equivalent Transformations of FPGA Program Code to Embedding Additional Security Data., , , and . EWDTS, page 1-5. IEEE, (2021)An Increase in Trustworthiness of Result Checking in Arithmetic Components of Embedded Systems., , , and . ICTES, volume 2516 of CEUR Workshop Proceedings, page 177-189. CEUR-WS.org, (2019)Development of ICT Models in Area of Safety Education., , , , and . EWDTS, page 1-6. IEEE, (2020)A Method to Improve FPGA Project Checkability for Safety-Related Applications., , , , , and . ICST, volume 2711 of CEUR Workshop Proceedings, page 150-160. CEUR-WS.org, (2020)Resilient Development of Models and Methods in Computing Space., , , , and . EWDTS, page 1-6. IEEE, (2021)Particularities of Sync Monitoring in FPGA Components of Safety-Related Systems., , , , and . IDAACS, page 979-983. IEEE, (2021)Co-Embedding Additional Security Data and Obfuscating Low-Level FPGA Program Code., , , , and . EWDTS, page 1-5. IEEE, (2020)The Basic Model of Attack Resistance Estimation for Monitoring the Program Code Integrity of the FPGA-Based Systems., , , , and . IDAACS, page 234-238. IEEE, (2019)The Control Technology of Integrity and Legitimacy of LUT-Oriented Information Object Usage by Self-Recovering Digital Watermark., and . ICTERI, volume 1356 of CEUR Workshop Proceedings, page 486-497. CEUR-WS.org, (2015)Development of Checkability in FPGA Components of Safety-Related Systems., , , , and . ICTES, volume 2762 of CEUR Workshop Proceedings, page 30-42. CEUR-WS.org, (2020)