( en | de | ru )

 

Disambiguation of "Lee, Jaushin"

Author of the publication

copydeleteadd this publication to your clipboard
Hierarchical test generation under architectural level functional constraints.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (9): 1144-1151 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Sangbok Lee

Nathaniel Lee

 

Other publications of authors with the same name

Hierarchical test generation under architectural level functional constraints., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (9): 1144-1151 (1996)Testability analysis based on structural and behavioral information., and . VTS, page 139-146. IEEE Computer Society, (1993)ARTEST: An Architectural Level Test Generator for Data Path Faults and Control Faults., and . ITC, page 729-738. IEEE Computer Society, (1991)Architectural Level Test Generation and Fault Simulation. University of Illinois Urbana-Champaign, USA, (1992)A comparative study of design for testability methods using high-level and gate-level descriptions., , and . ICCAD, page 620-624. IEEE Computer Society / ACM, (1992)An architectural level test generator based on nonlinear equation solving., and . J. Electron. Test., 4 (2): 137-150 (1993)Impact of high level functional constraints on testability., , and . VTS, page 309-312. IEEE Computer Society, (1993)Design for Testability Using Architectural Descriptions., , and . ITC, page 752-761. IEEE Computer Society, (1992)An Architectural Level Test Generator for a Hierarchical Design Environment., and . FTCS, page 44-51. IEEE Computer Society, (1991)Addressing design for testability at the architectural level., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (7): 920-934 (1994)