( en | de | ru )

 

Disambiguation of "Cavigelli, Lukas"

Author of the publication

copydeleteadd this publication to your clipboard
A real-time 720p feature extraction core based on Semantic Kernels Binarized.

, , , , , and . VLSI-SoC, page 27-32. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mario Cavigelli

Zeno Cavigelli-Enderlin

Regula Enderlin Cavigelli

Gunther Lukaschek

Roger Lukas

 

Other publications of authors with the same name

Design Automation for Binarized Neural Networks: A Quantum Leap Opportunity?, , and . ISCAS, page 1-5. IEEE, (2018)Impact of temporal subsampling on accuracy and performance in practical video classification., , , , , and . EUSIPCO, page 996-1000. IEEE, (2017)Going Further With Winograd Convolutions: Tap-Wise Quantization for Efficient Inference on 4x4 Tile., , , , and . CoRR, (2022)Efficient Inference With Model Cascades., , , and . Trans. Mach. Learn. Res., (2023)InfiniWolf: Energy Efficient Smart Bracelet for Edge Computing with Dual Source Energy Harvesting., , , , and . DATE, page 342-345. IEEE, (2020)CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration With Better-Than-Binary Energy Efficiency., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 1020-1033 (2022)Hydra: An Accelerator for Real-Time Edge-Aware Permeability Filtering in 65nm CMOS., , , , , , and . ISCAS, page 1-5. IEEE, (2018)Extended Bit-Plane Compression for Convolutional Neural Network Accelerators., and . CoRR, (2018)Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV1.0 Compliant Open-Source Processor., , , , and . CoRR, (2023)EEG-TCNet: An Accurate Temporal Convolutional Network for Embedded Motor-Imagery Brain-Machine Interfaces., , , , , and . SMC, page 2958-2965. IEEE, (2020)