( en | de | ru )

 

Disambiguation of "Chen, Yong"

Author of the publication

copydeleteadd this publication to your clipboard
ARcode: HPC Application Recognition Through Image-encoded Monitoring Data.

, , and . CoRR, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yong Chen

Yong Chen

Yong Chen

Yong-en Chen

Yong-en Chen

 

Other publications of authors with the same name

Taxonomy of Data Prefetching for Multicore Processors., , and . J. Comput. Sci. Technol., 24 (3): 405-417 (2009)Hierarchical Consistent Hashing for Heterogeneous Object-Based Storage., , , and . Trustcom/BigDataSE/ISPA, page 1597-1604. IEEE, (2016)A novel contention resolution scheme based on network coding for optical multicast node., , , and . Photonic Netw. Commun., 30 (2): 150-158 (2015)A Novel Symmetric Cryptography Based on Chaotic Signal Generator and a Clipped Neural Network., , and . ISNN (2), volume 3174 of Lecture Notes in Computer Science, page 639-644. Springer, (2004)Physical distribution, logistics, supply chain management, and the material flow theory: a historical perspective., , , and . Inf. Technol. Manag., 18 (2): 107-117 (2017)A 0.0071-mm2 10.8pspp-Jitter 4 to 10-Gb/s 5-Tap Current-Mode Transmitter Using a Hybrid Delay Line for Sub-1-UI Fractional De-Emphasis., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3991-4004 (2019)Poster: rethinking raid for SSD based HPC systems., , and . SC Companion, page 85-86. ACM, (2011)A Scheduling Strategy for Reduced Power Consumption in Mobile Edge Computing., , and . INFOCOM Workshops, page 1190-1195. IEEE, (2020)Experimental explorations on short text topic mining between LDA and NMF based Schemes., , , , and . Knowl. Based Syst., (January 2019)A 0.0285-mm2 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS., , , and . IEEE J. Solid State Circuits, 57 (2): 546-561 (2022)