( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
RF-DC Multiplier for RF Energy Harvester based on 32nm and TFET technologies.

, , , , , , и . LASCAS, стр. 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Taco Kuiper

Theofanis Tacou

Ramiro Brenes

Ramiro Alberio

Ramiro Medina

 

Другие публикации лиц с тем же именем

Energy-Efficient FinFET-Versus TFET-Based STT-MRAM Bitcells., , , , , и . LASCAS, стр. 1-4. IEEE, (2022)Dynamic gate-level body biasing for subthreshold digital design., , и . LASCAS, стр. 1-4. IEEE, (2014)Extended exploration of low granularity back biasing control in 28nm UTBB FD-SOI technology., , , и . ISCAS, стр. 41-44. IEEE, (2016)High-Speed and Low-Energy Dual-Mode Logic based Single-Clack-Cycle Binary Comparator., , , , и . LASCAS, стр. 1-4. IEEE, (2021)RF-DC Multiplier for RF Energy Harvester based on 32nm and TFET technologies., , , , , , и . LASCAS, стр. 1-4. IEEE, (2021)Live Demo: Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths., , , , и . ISCAS, стр. 1. IEEE, (2021)Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1639-1643 (2020)Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories., , , , и . LASCAS, стр. 1-4. IEEE, (2022)Dual Mode Logic Address Decoder., , , , и . ISCAS, стр. 1-5. IEEE, (2020)Reconfigurable CMOS/STT-MTJ Non-Volatile Circuit for Logic-in-Memory Applications., , , , , и . LASCAS, стр. 1-4. IEEE, (2020)