Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low bit rate image compression core for onboard space applications., , , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (1): 114-128 (2006)Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory., , , and . ICECS, page 123-124. IEEE, (2019)An Energy Aware Variation-Tolerant Writing Termination Control for STT-based Non Volatile Flip-Flops., , , and . ICECS, page 158-161. IEEE, (2019)Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications., , and . ISLPED, page 161-166. ACM, (2005)Design of a sub-1-V nanopower CMOS current reference., , , and . ECCTD, page 1-4. IEEE, (2017)A 0.25-V, 5.3-pW Voltage Reference with 25-μV/°C Temperature Coefficient, 140-μV/V Line Sensitivity and 2, 200-μm2 Area in 180nm., , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework., , , , , , and . Integr., (2020)A 0.6V$-$1.8V Compact Temperature Sensor with 0.24°C Resolution, $\pm$1.4°C Inaccuracy and 1.06nJ per Conversion., , , , and . CoRR, (2022)Stability-Area Trade-off in Static CMOS PUF Based on 4T Subthreshold Voltage Divider., , , and . ICECS 2022, page 1-4. IEEE, (2022)STT-MRAM Technology For Energy-Efficient Cryogenic Memory Applications., , , and . LASCAS, page 1-4. IEEE, (2023)