( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Learning-driven Physically-aware Large-scale Circuit Gate Sizing.

, , , , , , и . CoRR, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zhanjun Shi

Jian Shi

Renhu Shi

Huili Shi

Lei Shi

 

Другие публикации лиц с тем же именем

Low power design for SoC with power management unit., , , , и . ASICON, стр. 719-722. IEEE, (2011)A 65nm 10MHz single-inductor dual-output switching buck converter with time-multiplexing control., , , , и . ASICON, стр. 870-873. IEEE, (2011)A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures., , , , и . IEICE Trans. Inf. Syst., 96-D (3): 616-623 (2013)An Analytical Model for Domain-Specific Accelerator Deploying Sparse LU Factorization., , и . ASICON, стр. 1-4. IEEE, (2023)Domain Strategy and Coverage Metric for Validation., , , , и . ISQED, стр. 40-45. IEEE Computer Society, (2005)14.1 A 510nW 0.41V Low-Memory Low-Computation Keyword-Spotting Chip Using Serial FFT-Based MFCC and Binarized Depthwise Separable Convolutional Neural Network in 28nm CMOS., , , , , , , , и . ISSCC, стр. 230-232. IEEE, (2020)A Graph-Learning-Driven Prediction Method for Combined Electromigration and Thermomigration Stress on Multi-Segment Interconnects., , , , , и . DATE, стр. 1-6. IEEE, (2024)A 0.44V-1.1V 9-transistor transition-detector and half-path error detection technique for low power applications., , , , и . A-SSCC, стр. 205-208. IEEE, (2017)A 0.46V-1.1V Transition-Detector with In-Situ Timing-Error Detection and Correction Based on Pulsed-Latch Design in AES Accelerator., , , , , , и . A-SSCC, стр. 1-4. IEEE, (2018)A novel surface potential-based short channel MOSFET model for circuit simulation., , и . Microelectron. J., 42 (10): 1169-1175 (2011)