( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Pre-synthesis optimization of multiplications to improve circuit performance.

, , , и . DATE, стр. 1306-1311. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

María Isabel Grasa Molina

Jose Maria Gonzalez Molina

Maria C Schmitt

Maria C Schmitt

Carlos Molina

 

Другие публикации лиц с тем же именем

High-level synthesis of multiple-precision circuitsindependent of data-objects length., , и . DAC, стр. 612-615. ACM, (2002)A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths., , , , и . Integr., 46 (2): 119-130 (2013)High-Level Allocation to Minimize Internal Hardware Wastage., , и . DATE, стр. 10264-10269. IEEE Computer Society, (2003)Applying speculation techniques to implement functional units., , , , , и . ICCD, стр. 74-80. IEEE Computer Society, (2008)Behavioural Scheduling to Balance the Bit-Level Computational Effort., , , и . ISVLSI, стр. 99-104. IEEE Computer Society, (2004)Bit-Level Allocation for Low Power in Behavioural High-Level Synthesis., , , и . PATMOS, том 2799 из Lecture Notes in Computer Science, стр. 617-627. Springer, (2003)Restricted Chaining and Fragmentation Techniques in Power Aware High Level Synthesis., , , , и . DSD, стр. 267-273. IEEE Computer Society, (2008)Efficient Verification of Scheduling, Allocation and Binding in High-Level Synthesis., , , и . DSD, стр. 308-315. IEEE Computer Society, (2002)Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis., , , и . DATE, стр. 1252-1257. IEEE Computer Society, (2005)Area optimization of multi-cycle operators in high-level synthesis., , , и . DATE, стр. 449-454. EDA Consortium, San Jose, CA, USA, (2007)