( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The Execution Model and the Architecture for Real-Time Parallel Systems.

, , , и . IFIP Congress (1), том A-51 из IFIP Transactions, стр. 177-182. North-Holland, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Eiichi Shimomissé

Teruaki Takahashi

Kotaro Takahashi

Akeshi Takahashi

Yumiko Takahashi

 

Другие публикации лиц с тем же именем

An Evolvable-hardware-based Clock Timing Architecture towards GigaHz Digital Systems, , , и . Proceedings of the Genetic and Evolutionary Computation Conference, 2, стр. 1204--1210. Orlando, Florida, USA, Morgan Kaufmann, (13-17 July 1999)Post-Fabrication Clock-Timing Adjustment Using Genetic Algorithms., , , и . Evolvable Hardware, Springer, (2006)A Malfunction Detection Method for Individual Photovoltaic Modules., , , и . SMARTGREENS, стр. 179-184. SciTePress, (2013)Post-fabrication clock timing adjustment for digital LSIs with genetic algorithms ensuring timing margins., , , и . SMC (4), стр. 3670-3674. IEEE, (2004)Dracena: A Real-Time IoT Service Platform Based on Flexible Composition of Data Streams., , , , , , , , , и 1 other автор(ы). SII, стр. 596-601. IEEE, (2019)World-Wide Accessible LDPC Encoder/Decoder Generator Using Web-Based GUI and API., , , , , , и . CIMCA/IAWTIC/ISE, стр. 627-632. IEEE Computer Society, (2008)Proposal of transmission line modeling using multi-objective optimization techniques., , , , и . IEEE Congress on Evolutionary Computation, стр. 2094-2100. IEEE, (2007)Post-Fabrication Clock-Timing Adjustment for Digital LSIs Ensuring Operational Timing Margins., , , , и . HIS, стр. 907-910. IEEE Computer Society, (2008)Anomaly Detection of Solar Power Generation Systems Based on the Normalization of the Amount of Generated Electricity., , , , , и . AINA, стр. 294-301. IEEE Computer Society, (2015)Real-world applications of analog and digital evolvable hardware ., , , , , , , , , и 1 other автор(ы). IEEE Trans. Evol. Comput., 3 (3): 220-235 (1999)