Author of the publication

A Low-Power ASIC Implementation of Multi-Core OpenSPARC T1 Processor on 90nm CMOS Process.

, , , and . MCSoC, page 95-100. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FPGA-based frequent items counting using matrix of equality comparators., , , , , , and . MWSCAS, page 285-288. IEEE, (2017)A hybrid adaptive CORDIC in 65nm SOTB CMOS process., , , , and . ISCAS, page 2158-2161. IEEE, (2016)A fast CAM-based image matching system on FPGA., , , and . ISCAS, page 1797-1800. IEEE, (2013)Design of a low-power fixed-point 16-bit digital signal processor using 65nm SOTB process., , , , , and . ICICDT, page 1-4. IEEE, (2015)A Low-Power ASIC Implementation of Multi-Core OpenSPARC T1 Processor on 90nm CMOS Process., , , and . MCSoC, page 95-100. IEEE Computer Society, (2018)CoMoT - A Platform-as-a-Service for Elasticity in the Cloud., , , , , , and . IC2E, page 619-622. IEEE Computer Society, (2014)An Efficient Hiding Countermeasure with Xilinx MMCM Primitive in Spread Mode., , , , and . ISCAS, page 1-5. IEEE, (2024)Minimum adder-delay architecture of 8/16/32-point DCT based on fixed-rotation adaptive CORDIC., , and . IEICE Electron. Express, 15 (10): 20180302 (2018)SALSA: A Framework for Dynamic Configuration of Cloud Services., , , , and . CloudCom, page 146-153. IEEE Computer Society, (2014)A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology., , , , , , , , , and 15 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2014)