Author of the publication

Mixed-Signal Charge-Domain Acceleration of Deep Neural Networks through Interleaved Bit-Partitioned Arithmetic.

, , , , , , , and . PACT, page 399-411. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Glimpse: mathematical embedding of hardware specification for neural compilation., , and . DAC, page 1165-1170. ACM, (2022)MESA: Microarchitecture Extensions for Spatial Architecture Generation., , , , , , , , , and . ISCA, page 49:1-49:14. ACM, (2023)General-purpose code acceleration with limited-precision analog computation., , , , , , , and . ISCA, page 505-516. IEEE Computer Society, (2014)Bit-Parallel Vector Composability for Neural Acceleration., , , , and . DAC, page 1-6. IEEE, (2020)Memetic Algorithm Based Path Planning for a Mobile Robot., , , and . International Conference on Computational Intelligence, page 56-59. International Computational Intelligence Society, (2004)Restoring the Broken Covenant Between Compilers and Deep Learning Accelerators., , , , , , , , and . CoRR, (2023)Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms., , , , , , , , , and 1 other author(s). MLCAD, page 119-126. ACM / IEEE, (2022)Scale-out acceleration for machine learning., , , , , and . MICRO, page 367-381. ACM, (2017)Planaria: Dynamic Architecture Fission for Spatial Multi-Tenant Acceleration of Deep Neural Networks., , , , , , , , , and 2 other author(s). MICRO, page 681-697. IEEE, (2020)Instruction level test methodology for CPU core software-based self-testing., , and . HLDVT, page 25-29. IEEE Computer Society, (2004)