( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
MESA: Microarchitecture Extensions for Spatial Architecture Generation.

, , , , , , , , , и . ISCA, стр. 49:1-49:14. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nam-h Kim

Hong-Nam Kim

Nam-Kim Nguyen

Nam-Seog Kim

Jung-Nam Kim

 

Другие публикации лиц с тем же именем

Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , и . ISLPED, стр. 212-217. ACM, (2004)The microarchitecture of a low power register file., и . ISLPED, стр. 384-389. ACM, (2003)Bit Serializing a Microprocessor for Ultra-low-power., , , и . ISLPED, стр. 200-205. ACM, (2016)Memory scheduling towards high-throughput cooperative heterogeneous computing., , , и . PACT, стр. 331-342. ACM, (2014)Design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic., , и . ISOCC, стр. 416-419. IEEE, (2011)Temporal codes in on-chip interconnects., , и . ISLPED, стр. 1-6. IEEE, (2017)Decoupled Control and Data Processing for Approximate Near-Threshold Voltage Computing., , и . IEEE Micro, 35 (4): 70-78 (2015)Exploiting OS-Level Memory Offlining for DRAM Power Management., , и . IEEE Comput. Archit. Lett., 18 (2): 141-144 (2019)The conversion from similarity for mobile life-log to euclidean distance., , , , и . ICMLC, стр. 1087-1091. IEEE, (2013)An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques., , , , , , , , , и 18 other автор(ы). IEEE J. Solid State Circuits, 56 (1): 212-224 (2021)