( en | de | ru )

 

Disambiguation of "Atienza, David"

Author of the publication

copydeleteadd this publication to your clipboard
Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (11): 2053-2067 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eric Atienza

Wahyudi David

Florian Bodo David

Jens-Ulrich Davids

Joachim David

 

Other publications of authors with the same name

Energy-efficient variable-flow liquid cooling in 3D stacked architectures., , , , and . DATE, page 111-116. IEEE Computer Society, (2010)A Patient-Specific Methodology for Prediction of Paroxysmal Atrial Fibrillation Onset., , , , , and . CinC, www.cinc.org, (2017)A Hierarchical Cardiac Rhythm Classification Methodology Based on Electrocardiogram Fiducial Points., , , and . CinC, www.cinc.org, (2017)Automated real-time atrial fibrillation detection on a wearable wireless sensor platform., , , , and . EMBC, page 2472-2475. IEEE, (2012)System-Level Design for Nano-Electronics., , , , and . ICECS, page 747-751. IEEE, (2007)PowerCool: simulation of integrated microfluidic power generation in bright silicon MPSoCs., , , , and . ICCAD, page 527-534. IEEE, (2014)STEAM: a fast compact thermal model for two-phase cooling of integrated circuits., , , , and . ICCAD, page 256-263. IEEE, (2013)A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication., , , , and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 232-250. Springer, (2008)A Modular Low-Complexity ECG Delineation Algorithm for Real-Time Embedded Systems., , , , and . IEEE J. Biomed. Health Informatics, 22 (2): 429-441 (2018)A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms., , , , and . ACM Trans. Reconfigurable Technol. Syst., 7 (2): 9:1-9:27 (2014)