Author of the publication

A 180 MHz direct access read 4.6Mb embedded flash in 90nm technology operating under wide range power supply from 2.1V to 3.6V.

, , , , and . VLSI-DAT, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability., , , , , , , , , and 12 other author(s). ISSCC, page 200-202. IEEE, (2011)A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 48 (3): 878-891 (2013)Logic Process Compatible 40NM 16MB, Embedded Perpendicular-MRAM with Hybrid-Resistance Reference, Sub-μA Sensing Resolution, and 17.5NS Read Access Time., , , , , , , , , and 2 other author(s). VLSI Circuits, page 79-80. IEEE, (2018)A 0.29V embedded NAND-ROM in 90nm CMOS for ultra-low-voltage applications., , , , , , , , and . ISSCC, page 266-267. IEEE, (2010)Cycling endurance optimization scheme for 1Mb STT-MRAM in 40nm technology., , , , , , , , and . ISSCC, page 224-225. IEEE, (2013)A 180 MHz direct access read 4.6Mb embedded flash in 90nm technology operating under wide range power supply from 2.1V to 3.6V., , , , and . VLSI-DAT, page 1-4. IEEE, (2013)Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements., , , , , and . IEEE J. Solid State Circuits, 45 (10): 2142-2155 (2010)19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme., , , , , , , , , and 2 other author(s). ISSCC, page 332-333. IEEE, (2014)15.9 A 16nm 16Mb Embedded STT-MRAM with a 20ns Write Time, a 1012 Write Endurance and Integrated Margin-Expansion Schemes., , , , , , , , , and 16 other author(s). ISSCC, page 292-294. IEEE, (2024)Low VDDmin Swing-Sample-and-Couple Sense Amplifier and Energy-Efficient Self-Boost-Write-Termination Scheme for Embedded ReRAM Macros Against Resistance and Switch-Time Variations., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 50 (11): 2786-2795 (2015)