Author of the publication

Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation.

, , , , , and . DAC, page 7:1-7:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Performance-driven mapping for CPLD architectures., , , and . FPGA, page 39-47. ACM, (2001)FSSD: FPGA-Based Emulator for SSDs., , , , , , , and . FPL, page 101-108. IEEE, (2023)ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation., , , , , , and . HPCA, page 741-755. IEEE, (2022)Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices., , , and . SLIP@DAC, page 1:1-1:8. ACM, (2018)Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation., , , , , and . DAC, page 7:1-7:6. ACM, (2016)Optimality study of resource binding with multi-Vdds., , , and . DAC, page 580-585. ACM, (2006)Throughput-oriented kernel porting onto FPGAs., , , , and . DAC, page 11:1-11:10. ACM, (2013)C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs., , and . DAC, page 205:1-205:6. ACM, (2014)Behavioral-level IP integration in high-level synthesis., , , and . FPT, page 172-175. IEEE, (2015)Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)