( en | de | ru )

 

Disambiguation of "Barbirotta, Marcello"

Author of the publication

copydeleteadd this publication to your clipboard
Contextual Bandits Algorithms for Reconfigurable Hardware Accelerators.

, , , , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 149-154. Springer, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alfredo Marcello Marcello

Marcello Andrea

Marcello Mariucci

Maresca Marcello

Tobias Marcello

 

Other publications of authors with the same name

Single Event Transient Reliability Analysis on a Fault-Tolerant RISC-V Microprocessor Design., , , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 42-48. Springer, (2023)A Universal Hardware Emulator for Verification IPs on FPGA: A Novel and Low-Cost Approach., , , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 36-41. Springer, (2023)Contextual Bandits Algorithms for Reconfigurable Hardware Accelerators., , , , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 149-154. Springer, (2022)Dynamic Triple Modular Redundancy in Interleaved Hardware Threads: An Alternative Solution to Lockstep Multi-Cores for Fault-Tolerant Systems., , , , , and . IEEE Access, (2024)A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection., , , , , and . IEEE Access, (2024)Analysis of a Fault Tolerant Edge-Computing Microarchitecture Exploiting Vector Acceleration., , , , and . PRIME, page 237-240. IEEE, (2022)Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment., , , , , , , , and . DFT, page 1-6. IEEE, (2020)ADMM Consensus for Deep LSTM Networks., , , and . IJCNN, page 1-8. IEEE, (2020)3D-Printed Face Mask with Integrated Sensors as Protective and Monitoring Tool., , , , , , , , , and . AISEM, volume 999 of Lecture Notes in Electrical Engineering, page 40-45. Springer, (2022)A Fault Tolerant soft-core obtained from an Interleaved-Multi- Threading RISC- V microprocessor design., , , , , and . DFT, page 1-4. IEEE, (2021)