( en | de | ru )

 

Disambiguation of "Menichelli, Francesco"

Author of the publication

copydeleteadd this publication to your clipboard
Contextual Bandits Algorithms for Reconfigurable Hardware Accelerators.

, , , , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 149-154. Springer, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Francesco Bettella

Protein secondary structure prediction using optimized scoring functions: a comparative statistical method. FU Berlin, (2009)

Francesco Pinosa

Francesco Solimena

Francesco Knechtli

Francesco Virili

 

Other publications of authors with the same name

Contextual Bandits Algorithms for Reconfigurable Hardware Accelerators., , , , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 149-154. Springer, (2022)The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core Family for IoT End-Nodes., , , , and . ApplePies, volume 512 of Lecture Notes in Electrical Engineering, page 89-97. Springer, (2017)Dynamic Triple Modular Redundancy in Interleaved Hardware Threads: An Alternative Solution to Lockstep Multi-Cores for Fault-Tolerant Systems., , , , , and . IEEE Access, (2024)Scalable virtual prototyping of distributed embedded control in a modern elevator system., , , , , , and . SIES, page 267-270. IEEE, (2012)A Fault Tolerant soft-core obtained from an Interleaved-Multi- Threading RISC- V microprocessor design., , , , , and . DFT, page 1-4. IEEE, (2021)Efficient Machine Learning Algorithm for Embedded Tactile Data Processing., , , , and . ISCAS, page 1-5. IEEE, (2021)Performance evaluation of Jpeg2000 implementation on VLIW cores, SIMD cores and multi-cores., , and . ISCAS, page 1483-1486. IEEE, (2011)Side channel analysis resistant design flow., , , , , , , and . ISCAS, IEEE, (2006)MPARM: Exploring the Multi-Processor SoC Design Space with SystemC., , , , and . J. VLSI Signal Process., 41 (2): 169-182 (2005)Characterizing noise pulse effects on the power consumption of idle digital cells., , , and . ISCAS, page 1-5. IEEE, (2018)