( en | de | ru )

 

Disambiguation of "Dasgupta, Sudeb"

Author of the publication

copydeleteadd this publication to your clipboard
A 65nm Compute-In-Memory 7T SRAM Macro Supporting 4-bit Multiply and Accumulate Operation by Employing Charge Sharing.

, , , , , , , , , , and . ISCAS, page 1556-1560. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shivaji Dasgupta

Shyamal Dasgupta

Subho Dasgupta

Subhoranjan Dasgupta

Subrata Dasgupta

 

Other publications of authors with the same name

Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (8): 2657-2663 (2023)Design and Fabrication of Rad-hard Low Power CMOS Temperature Sensor for Space Applications at 180nm., , , and . ICM, page 166-169. IEEE, (2021)Variation Aware Timing Model of CMOS Inverter for an Efficient ECSM Characterization., , , , , and . ISQED, page 251-256. IEEE, (2021)A Proposed Output Buffer at 90 nm Technology with Minimum Signal Switching Noise at 83.3MHz., , and . ISVLSI, page 108-113. IEEE Computer Society, (2011)An Efficient Standard Cell Design Methodology by Exploiting Body Biasing and Poly Biasing in FDSOI for NTV Regime., , , , , , and . APCCAS, page 105-109. IEEE, (2023)Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design., , , , and . VLSI Design, page 183-188. IEEE Computer Society, (2007)SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder And Signal Margin Assisted Design Methodology., , , , , and . ISQED, page 1-8. IEEE, (2024)Interface Trap Analysis in Multi-Fin FinFET Technology: a Crucial Reliability Issue in Digital Application., , , and . ISCAS, page 1-5. IEEE, (2024)Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performance., , and . ISQED, page 717-722. IEEE, (2012)Efficient static D-latch standard cell characterization using a novel setup time model., , , and . ISQED, page 371-378. IEEE, (2015)