Author of the publication

A Power Controlled Multiple Access Protocol for Wireless Packet Networks.

, , and . INFOCOM, page 219-228. IEEE Comptuer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient and Scalable Workflows for Genomic Analyses., , , , , , and . DIDC@HPDC, page 27-36. ACM, (2016)Critical issues regarding HPS, a high performance microarchitecture., , , and . MICRO, page 109-116. ACM/IEEE, (1985)HPS, a new microarchitecture: rationale and introduction., , and . MICRO, page 103-108. ACM/IEEE, (1985)Bottom-Up and Top-Down Context-Sensitive Summary-Based Pointer Analysis., , and . SAS, volume 3148 of Lecture Notes in Computer Science, page 165-180. Springer, (2004)Using Profile Information to Assist Advaced Compiler Optimization and Scheduling., , , , , , , , , and . LCPC, volume 757 of Lecture Notes in Computer Science, page 31-48. Springer, (1992)Characterizing the impact of predicated execution on branch prediction., , , , , and . MICRO, page 217-227. ACM / IEEE Computer Society, (1994)Data relocation and prefetching for programs with large data sets., , , and . MICRO, page 118-127. ACM / IEEE Computer Society, (1994)An efficient GPU implementation and scaling for higher-order 3D stencils., , , and . Inf. Sci., (2022)Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era., , , and . IEEE Micro, 37 (4): 10-18 (2017)FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (12): 2032-2045 (2016)