Author of the publication

A 4×9 Gb/s 1 pJ/b NRZ/multi-tone serial-data transceiver with crosstalk reduction architecture for multi-drop memory interfaces in 40nm CMOS.

, , and . VLSIC, page 180-. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

10.3 A 7.5mW 7.5Gb/s mixed NRZ/multi-tone serial-data transceiver for multi-drop memory interfaces in 40nm CMOS., , and . ISSCC, page 1-3. IEEE, (2015)A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET., , , , , , , , , and 20 other author(s). VLSI Circuits, page 92-. IEEE, (2019)A wideband MDLL with jitter reduction scheme for forwarded clock serial links in 40 nm CMOS., , and . NEWCAS, page 1-4. IEEE, (2016)A Method for Noise Reduction in Active-RC Circuits., and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (12): 906-910 (2011)A 4×9 Gb/s 1 pJ/b NRZ/multi-tone serial-data transceiver with crosstalk reduction architecture for multi-drop memory interfaces in 40nm CMOS., , and . VLSIC, page 180-. IEEE, (2015)A Time-Division Multiplexing Signaling Scheme for Inter-Symbol/Channel Interference Reduction in Low-Power Multi-Drop Memory Links., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (12): 1387-1391 (2017)An Orthogonal Pulse Amplitude Modulation Signaling for High-Speed Wireline Communications., and . ISCAS, page 1-5. IEEE, (2023)Short-Reach and Pin-Efficient Interfaces Using Correlated NRZ., , , , , , , , , and 11 other author(s). CICC, page 1-8. IEEE, (2020)