( en | de | ru )

 

Disambiguation of "Alioto, Massimo"

Author of the publication

copydeleteadd this publication to your clipboard
Power Modeling of Precharged Address Bus and Application to Multi-bit DPA Attacks to DES Algorithm.

, , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 593-602. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Massimo Viola

Massimo Tallarida

Massimo Malagó

Massimo Moser

Massimo Busin

 

Other publications of authors with the same name

Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (5): 737-750 (2011)Evaluation of energy consumption in RC ladder circuits driven by a ramp input., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (10): 1094-1107 (2004)Correct procedures to evaluate the effect of intradie variations on the delay variability of digital circuits., , , and . ECCTD, page 779-782. IEEE, (2009)Jitter analysis and measurement in subthreshold source-coupled differential ring oscillators., , , and . ISCAS, page 157-160. IEEE, (2015)Design strategies of cascaded CML gates., and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (2): 85-89 (2006)Low-Energy Voice Activity Detection via Energy-Quality Scaling From Data Conversion to Machine Learning., , and . IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 67-I (4): 1378-1388 (2020)A 346 µm 2 VCO-Based, Reference-Free, Self-Timed Sensor Interface for Cubic-Millimeter Sensor Nodes in 28 nm CMOS., , , , and . IEEE J. Solid State Circuits, 49 (11): 2462-2473 (2014)Guest Editorial IEEE 2022 European Solid-State Circuits Conference., and . IEEE J. Solid State Circuits, 58 (7): 1823-1824 (2023)Leakage Power Analysis attacks: Effectiveness on DPA resistant logic styles under process variations., , , , and . ISCAS, page 2043-2046. IEEE, (2011)Analysis of layout density in FinFET standard cells and impact of fin technology.. ISCAS, page 3204-3207. IEEE, (2010)