( en | de | ru )

 

Disambiguation of "Amagasaki, Motoki"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Local Interconnect Architecture for Variable Grain Logic Cell.

, , , and . ARC, volume 5453 of Lecture Notes in Computer Science, page 97-109. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Amagasaki, Motoki
add a person with the name Amagasaki, Motoki
 

Other publications of authors with the same name

Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device., , , , , , , and . VLSI-SoC, page 198-203. IEEE, (2006)An automatic FPGA design and implementation framework., , , , and . FPL, page 1-4. IEEE, (2013)A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory., , , , , and . FPL, page 1-6. IEEE, (2014)A novel physical defects recovery technique for FPGA-IP cores., , , , , and . ReConFig, page 1-7. IEEE, (2012)Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams., , , , , and . FCCM, page 241. IEEE Computer Society, (2012)Fault Recovery Technique for TMR Softcore Processor System Using Partial Reconfiguration., , , , , , and . ICA3PP (1), volume 7439 of Lecture Notes in Computer Science, page 392-404. Springer, (2012)A Bitstream Relocation Technique to Improve Flexibility of Partial Reconfiguration., , , , and . ICA3PP (1), volume 7439 of Lecture Notes in Computer Science, page 139-152. Springer, (2012)High-level Synthesis based on Parallel Design Patterns using a Functional Language., , , , and . HEART, page 23:1-23:6. ACM, (2017)First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells., , , , , , and . FPL, page 298-303. IEEE Computer Society, (2010)A novel FPGA design framework with VLSI post-routing performance analysis (abstract only)., , , , , and . FPGA, page 271. ACM, (2013)