( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
14.2 A 79GHz phase-modulated 4GHz-BW CW radar TX in 28nm CMOS.

, , , , , , , , , и . ISSCC, стр. 250-251. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tsai-Yu Jansen

Einfluss der Konversion laparoskopischer Operationen auf Tumorwachstum, hepatische Metastasierung und Tumorangiogenese. Uni Heidelberg, (2010)

Dirk Jansen

Temperaturkorrektur von mit dem Falling-Weight-Deflectometer gemessenen Deflexionen auf Asphaltbefestigungen. Uni Duisburg-Essen, (2009)

Matthäus Janczyk

Synthese funktionalisierter Trinukleotide und ihre Anwendung bei der Randomisierung. Uni Greifswald, (2009)

Christoph Janello

Wertschöpfung im digitalisierten Buchmarkt. Uni München, (2010)

Richard Janissen

Biomolecular based nano-manipulation with a combined atomic force microscope and single molecule fluorescence setup. Uni Düsseldorf, (2009)
 

Другие публикации лиц с тем же именем

An electrical-balance duplexer for in-band full-duplex with <-85dBm in-band distortion at +10dBm TX-power., , , , и . ESSCIRC, стр. 176-179. IEEE, (2015)Clock synthesis design.. ISSCC, стр. 510. IEEE, (2009)Session 18 overview: Full duplex wireless front-ends., , и . ISSCC, стр. 312-313. IEEE, (2017)A 40nm CMOS highly linear 0.4-to-6GHz receiver resilient to 0dBm out-of-band blockers., , , , , , и . ISSCC, стр. 62-64. IEEE, (2011)A multiband LTE SAW-less modulator with -160dBc/Hz RX-band noise in 40nm LP CMOS., , , , , и . ISSCC, стр. 374-376. IEEE, (2011)New Associate Editor.. IEEE J. Solid State Circuits, 52 (9): 2223 (2017)New Associate Editor.. IEEE J. Solid State Circuits, 53 (5): 1243 (2018)A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors., и . IEEE J. Solid State Circuits, 32 (5): 736-744 (1997)A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers., , , , и . IEEE J. Solid State Circuits, 54 (3): 646-658 (2019)A single bit 6.8mW 10MHz power-optimized continuous-time ΔΣ with 67dB DR in 90nm CMOS., , , и . ESSCIRC, стр. 336-339. IEEE, (2009)