( en | de | ru )

 

Disambiguation of "Larsson-Edefors, Per"

Author of the publication

copydeleteadd this publication to your clipboard
Improved Low-Power LDPC FEC for Coherent Optical Systems.

, , and . ECOC, page 1-3. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Larsson

Willi Larsson

Emil Larsson

Joachim Larsson

Lars Larsson

 

Other publications of authors with the same name

Time-domain interconnect characterisation flow for appropriate model segmentation., , and . IET Comput. Digit. Tech., 2 (4): 265-274 (2008)Improved Low-Power LDPC FEC for Coherent Optical Systems., , and . ECOC, page 1-3. IEEE, (2017)An Efficient Twin-Precision Multiplier., , and . ICCD, page 30-33. IEEE Computer Society, (2004)Interconnect-Driven Short-Circuit Power Modeling., and . DSD, page 414-421. IEEE Computer Society, (2001)Application-Specific Energy Optimization of General-Purpose Datapath Interconnect., , , and . ISVLSI, page 301-306. IEEE Computer Society, (2011)Custom layout strategy for rectangle-shaped log-depth multiplier reduction tree., , , , , , and . ICECS, page 77-80. IEEE, (2009)Variable-Rate FEC Decoder VLSI Architecture for 400G Rate-Adaptive Optical Communication., , and . ICECS, page 45-48. IEEE, (2019)Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits., , and . ISLPED, page 245-249. ACM, (1998)Energy-Efficient Soft-Assisted Product Decoders., , , , and . OFC, page 1-3. IEEE, (2019)Fiber-on-Chip: Digital FPGA Emulation of Channel Impairments for Real-Time Evaluation of DSP., and . OFC, page 1-3. IEEE, (2022)