From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction., , и . IEEE J. Solid State Circuits, 55 (6): 1637-1650 (2020)22.4 A reconfigurable bidirectional wireless power transceiver with maximum-current charging mode and 58.6% battery-to-battery efficiency., , , и . ISSCC, стр. 376-377. IEEE, (2017)A regulation-free sub-0.5V 16/24MHz crystal oscillator for energy-harvesting BLE radios with 14.2nJ startup energy and 31.8pW steady-state power., , , и . ISSCC, стр. 52-54. IEEE, (2018)A SAW-Less Tunable RF Front End for FDD and IBFD Combining an Electrical-Balance Duplexer and a Switched-LC N-Path LNA., , , , и . IEEE J. Solid State Circuits, 53 (5): 1431-1442 (2018)A 6.78 MHz active voltage doubler with near-optimal on/off delay compensation for wireless power transfer systems., , , и . VLSI-DAT, стр. 1-4. IEEE, (2018)A 0.0071-mm2 10.8pspp-Jitter 4 to 10-Gb/s 5-Tap Current-Mode Transmitter Using a Hybrid Delay Line for Sub-1-UI Fractional De-Emphasis., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3991-4004 (2019)A 3.6-mW 6-GHz current-reuse VCO-buffer with improved load drivability in 65-nm CMOS., , и . Int. J. Circuit Theory Appl., 43 (1): 133-138 (2015)A 220-MHz Bondwire-Based Fully-Integrated KY Converter With Fast Transient Response Under DCM Operation., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (11): 3984-3995 (2018)A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 1966-1976 (2017)A 2-µW 45-nV/√Hz Readout Front End With Multiple-Chopping Active-High-Pass Ripple Reduction Loop and Pseudofeedback DC Servo Loop., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (4): 351-355 (2016)