( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives.

, , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (1): 1-22 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Deliang Wang

Deliang Chen

Hua Fan

Fan Zhang

Xiaohua Fan

 

Другие публикации лиц с тем же именем

Spin Neurons: A Possible Path to Energy-Efficient Neuromorphic Computers., , и . CoRR, (2013)Design and Synthesis of Ultra Low Energy Spin-Memristor Threshold Logic., , и . CoRR, (2014)IMC: energy-efficient in-memory convolver for accelerating binarized deep neural network., и . NCS, стр. 3:1-3:8. ACM, (2017)CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator., , , и . DAC, стр. 105:1-105:6. ACM, (2018)Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2134-2138 (2017)Artificial Neuron using Ag/2D-MoS2/Au Threshold Switching Memristor., , , , , , , , , и . DRC, стр. 193-194. IEEE, (2019)Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (1): 1-22 (2016)Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing., , , и . IEEE Trans. Neural Networks Learn. Syst., 27 (9): 1907-1919 (2016)Leveraging spintronic devices for ultra-low power in-memory computing: Logic and neural network., , и . MWSCAS, стр. 1109-1112. IEEE, (2017)RADAR: Run-time Adversarial Weight Attack Detection and Accuracy Recovery., , , , и . DATE, стр. 790-795. IEEE, (2021)