( en | de | ru )

 

Disambiguation of "Fan, Deliang"

Author of the publication

copydeleteadd this publication to your clipboard
IMC: energy-efficient in-memory convolver for accelerating binarized deep neural network.

, and . NCS, page 3:1-3:8. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Deliang Wang

Deliang Chen

Hua Fan

Fan Zhang

Changpeng Fan

 

Other publications of authors with the same name

CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator., , , and . DAC, page 105:1-105:6. ACM, (2018)IMC: energy-efficient in-memory convolver for accelerating binarized deep neural network., and . NCS, page 3:1-3:8. ACM, (2017)Spin Neurons: A Possible Path to Energy-Efficient Neuromorphic Computers., , and . CoRR, (2013)Design and Synthesis of Ultra Low Energy Spin-Memristor Threshold Logic., , and . CoRR, (2014)GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM., , , and . DATE, page 378-383. IEEE, (2019)Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (1): 1-22 (2016)Leveraging spintronic devices for ultra-low power in-memory computing: Logic and neural network., , and . MWSCAS, page 1109-1112. IEEE, (2017)Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing., , , and . IEEE Trans. Neural Networks Learn. Syst., 27 (9): 1907-1919 (2016)Artificial Neuron using Ag/2D-MoS2/Au Threshold Switching Memristor., , , , , , , , , and . DRC, page 193-194. IEEE, (2019)Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2134-2138 (2017)