Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 104.76-TOPS/W, Spike-Based Convolutional Neural Network Accelerator with Reduced On-Chip Memory Data Flow and Operation Unit Skipping.

P. Huang, C. Hsu, Y. Cheng, Z. Li, Y. Lin, and K. Tang. APCCAS, page 41-45. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kea Wienand

Kea Lenz

Tang Tang

Eric Kearney

Jörgen Kearsley

Other publications of authors with the same name

An implantable microsystem for studying the Parkinson's Disease.Y. Chen, Y. Lin, T. Hsieh, C. Yeh, P. Huang, H. Chiu, Z. Wang, W. Hsu, P. Huang, K. Tang and 2 other author(s). APCCAS, page 92-95. IEEE, (2012)A digitally trimmable low-noise low-power analog front-end for EEG signal acquisition.H. Liu, K. Tang, J. Wu, and G. Wang. BHI, page 208-211. IEEE, (2012)A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors.Y. Chiu, Z. Zhang, J. Chen, X. Si, R. Liu, Y. Tu, J. Su, W. Huang, J. Wang, W. Wei and 8 other author(s). IEEE J. Solid State Circuits, 55 (10): 2790-2801 (2020)An ADC-free adaptive interface circuit of resistive sensor for electronic nose system.C. Chang, S. Chiu, and K. Tang. EMBC, page 2012-2015. IEEE, (2013)An implantable microsystem for long-term study on the mechanism of deep brain stimulation.Y. Lin, H. Chiu, P. Huang, Z. Wang, H. Cheng, P. Huang, K. Tang, H. Ma, and H. Chen. BioCAS, page 274-277. IEEE, (2013)Design of a 0.5 V 1.68mW nose-on-a-chip for rapid screen of chronic obstructive pulmonary disease.T. Chou, S. Chiu, K. Chang, Y. Chen, C. Tang, C. Shih, C. Hsieh, M. Chang, C. Yang, H. Chiueh and 1 other author(s). BioCAS, page 592-595. IEEE, (2016)An Area-Efficient Accelerator for Non-Maximum Suppression.K. Sun, Z. Li, Y. Zheng, H. Kuo, K. Lee, and K. Tang. IEEE Trans. Circuits Syst. II Express Briefs, 70 (6): 2251-2255 (June 2023)A 4.5 $\mu$W Miniaturized 3-Channel Wireless Intra-Cardiac Acquisition System.Y. Rezaeiyan, Y. Koolivand, M. Zamani, O. Shoaei, M. Akbari, F. Moradi, and K. Tang. IEEE Trans. Biomed. Circuits Syst., 17 (5): 1097-1110 (October 2023)A 0.8 V Multimode Vision Sensor for Motion and Saliency Detection With Ping-Pong PWM Pixel.T. Hsu, Y. Chen, M. Chiu, G. Chen, R. Liu, C. Lo, K. Tang, M. Chang, and C. Hsieh. IEEE J. Solid State Circuits, 56 (8): 2516-2524 (2021)Gas Prediction Method Based on Dynamic Response Analysis of Metal Oxide Sensors Under Temperature Modulation.Y. Fan, T. Chou, S. Chiu, and K. Tang. SENSORS, page 1-4. IEEE, (2023)

BibSonomy

Disambiguation of "Tang, Kea-Tiong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 104.76-TOPS/W, Spike-Based Convolutional Neural Network Accelerator with Reduced On-Chip Memory Data Flow and Operation Unit Skipping.

Please choose a person to relate this publication to

Kea Wienand

Kea Lenz

Tang Tang

Eric Kearney

Jörgen Kearsley

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Tang, Kea-Tiong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 104.76-TOPS/W, Spike-Based Convolutional Neural Network Accelerator with Reduced On-Chip Memory Data Flow and Operation Unit Skipping.

Please choose a person to relate this publication to

Kea Wienand

Kea Lenz

Tang Tang

Eric Kearney

Jörgen Kearsley

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 104.76-TOPS/W, Spike-Based Convolutional Neural Network Accelerator with Reduced On-Chip Memory Data Flow and Operation Unit Skipping.