( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.8 V Multimode Vision Sensor for Motion and Saliency Detection With Ping-Pong PWM Pixel.

, , , , , , , , и . IEEE J. Solid State Circuits, 56 (8): 2516-2524 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chih-Peng Hsieh

Chih-sheng Hsieh

Chih-Jen Hsieh

Chih-Cheng Jeng

Chih-Hong Cheng

 

Другие публикации лиц с тем же именем

A 0.5-V Real-Time Computational CMOS Image Sensor With Programmable Kernel for Feature Extraction., , , , , , и . IEEE J. Solid State Circuits, 56 (5): 1588-1596 (2021)A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 59 (1): 196-207 (января 2024)A signal acquisition and processing chip with built-in cluster for chemiresistive gas sensor array., , , , , , , , и . NEWCAS, стр. 428-431. IEEE, (2014)A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS., и . A-SSCC, стр. 157-160. IEEE, (2016)Live demonstration: The prototype of real-time image pre-processing system for satellites' remote sensing., , , , , , , , и . ISCAS, стр. 1992-1996. IEEE, (2011)Time-delay integration readout with adjacent pixel signal transfer for CMOS image sensor., , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2012)MARS: Multimacro Architecture SRAM CIM-Based Accelerator With Co-Designed Compressed Neural Networks., , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1550-1562 (2022)A 0.5-V 12-bit SAR ADC Using Adaptive Time-Domain Comparator With Noise Optimization., , и . IEEE J. Solid State Circuits, 53 (10): 2763-2771 (2018)A CMOS Time-of-Flight Depth Image Sensor With In-Pixel Background Light Cancellation and Phase Shifting Readout Technique., , , и . IEEE J. Solid State Circuits, 53 (10): 2898-2905 (2018)A 12-bit 150-MS/s Sub-Radix-3 SAR ADC With Switching Miller Capacitance Reduction., и . IEEE J. Solid State Circuits, 53 (6): 1755-1764 (2018)