From post

NR-MPA: Non-Recovery Compression Based Multi-Path Packet-Connected-Circuit Architecture of Convolution Neural Networks Accelerator.

, , , , , и . ICCD, стр. 173-176. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

RB-OLITS: A Worst-Case Reorder Buffer Size Reduction Method for 3D-NoC Based on Ohm's Law-Like Traffic Splitting, , , , , и . 30th International Teletraffic Congress (ITC 30), Vienna, Austria, (2018)Efficient Softmax Hardware Architecture for Deep Neural Networks., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 75-80. ACM, (2019)Study on the Multi-pipeline Reconfigurable Computing System., , и . CSSE (4), стр. 122-125. IEEE Computer Society, (2008)978-0-7695-3336-0.Application-level pipelining on Hierarchical NoC., , , , , , , и . ISCAS, стр. 3873-3876. IEEE, (2010)VLSI Architecture of Video Post-Processing System for MPEG/H.26X., , , , и . NCM, стр. 1520-1525. IEEE Computer Society, (2009)Scalability Study on Mesh Based Network on Chip., , , , , и . PACIIA (2), стр. 681-685. IEEE Computer Society, (2008)978-0-7695-3490-9.Optimization of Node-clustering-based DAG partition targeting NVDLA Architecture., , , , , , и . ASICON, стр. 1-4. IEEE, (2021)A technique of automatic monitor generation based on FSM., , , и . APCCAS, стр. 1775-1778. IEEE, (2008)NR-MPA: Non-Recovery Compression Based Multi-Path Packet-Connected-Circuit Architecture of Convolution Neural Networks Accelerator., , , , , и . ICCD, стр. 173-176. IEEE, (2019)On the Implementation of Virtual Array Using Configuration Plane., , , , и . APPT, том 4847 из Lecture Notes in Computer Science, стр. 199-208. Springer, (2007)