( en | de | ru )

 

Disambiguation of "Raman, Johan"

Author of the publication

copydeleteadd this publication to your clipboard
Experimental results on PWM linearization of a VCO-ADC with 3rd order noise shaping.

, , , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sreenath Ramanath

Aravamudhan Raman

Natraj Raman

Nallepalli Raman

Sarathambal Raman

 

Other publications of authors with the same name

An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors., , and . ISCAS, page 3063-3066. IEEE, (2007)An On-Line Calibration Technique for Mismatch Errors in High-Speed DACs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (7): 1873-1883 (2008)A Current-Mode Floating-Bridge Technique for Closed-Loop ΣΔ Readout of Wheatstone Bridge Sensors., and . ISCAS, page 1-5. IEEE, (2019)On noise suppression in adaptive delay estimation., and . ISSPA, page 211-214. IEEE, (1999)An efficient technique to eliminate quantisation noise folding in double-sampling Sigma-Delta modulators., , and . ISCAS (3), page 707-710. IEEE, (2002)First-order Hold DAC Reconstruction Filtering for Efficient Image Rejection., , , and . ICECS 2022, page 1-4. IEEE, (2022)A Fast Offset Reduction Loop Based on a Bilinear Integrator for Sensor Readout Circuits., , and . ICECS 2022, page 1-4. IEEE, (2022)Systematic design of double-sampling Sigma Delta ADC's with modified NTF., , , and . ISCAS (1), page 401-404. IEEE, (2004)Adaptive fractional delay estimation without lock-up., and . ICECS, page 737-740. IEEE, (1999)Experimental results on PWM linearization of a VCO-ADC with 3rd order noise shaping., , , and . ISCAS, page 1-5. IEEE, (2018)