Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique.

A. Yan, Z. Chen, Z. Huang, X. Fang, M. Yi, and J. Guo. ITC-Asia, page 49-54. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhengfeng Zhang

Zhengfeng Qian

Josef Huang

Pa Huang

Haishi Huang

Other publications of authors with the same name

A N: 1 Single-Channel TDMA Fault-Tolerant Technique for TSVs in 3D-ICs.H. Liang, D. Li, Z. Yang, T. Ni, Z. Huang, and C. Jiang. ITC-Asia, page 1-5. IEEE, (2021)Design of Low-Cost Approximate CMOS Full Adders.A. Yan, S. Wei, Z. Li, J. Cui, Z. Huang, P. Girard, and X. Wen. ISCAS, page 1-5. IEEE, (2023)Two sextuple cross-coupled SRAM cells with double-node-upset protection and cost optimization for aerospace applications.A. Yan, J. Xiang, Y. Chang, Z. Huang, J. Cui, P. Girard, and X. Wen. Microelectron. J., (September 2023)Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement.T. Ni, J. Bian, Z. Yang, M. Nie, L. Yao, Z. Huang, A. Yan, and X. Wen. IEEE Des. Test, 39 (5): 34-42 (2022)Cost-Effective and Highly Reliable Circuit-Components Design for Safety-Critical Applications.A. Yan, Z. Fan, L. Ding, J. Cui, Z. Huang, Q. Wang, H. Zheng, P. Girard, and X. Wen. IEEE Trans. Aerosp. Electron. Syst., 58 (1): 517-529 (2022)A High-Performance and P-Type FeFET-Based Non-Volatile Latch.A. Yan, Y. Chen, Z. Huang, J. Cui, and X. Wen. ATS, page 1-5. IEEE, (2023)A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells.Z. Song, A. Yan, J. Cui, Z. Chen, X. Li, X. Wen, C. Lai, Z. Huang, and H. Liang. ITC-Asia, page 139-144. IEEE, (2019)A high performance SEU-tolerant latch for nanoscale CMOS technology.Z. Huang. DATE, page 1-5. European Design and Automation Association, (2014)A self-training end-to-end mask optimization framework based on semantic segmentation network.H. Xu, F. Tang, P. Qi, Y. Yuan, H. Liang, and Z. Huang. Integr., (2024)Designs of Two Quadruple-Node-Upset Self-Recoverable Latches for Highly Robust Computing in Harsh Radiation Environments.A. Yan, Z. Li, J. Cui, Z. Huang, T. Ni, P. Girard, and X. Wen. IEEE Trans. Aerosp. Electron. Syst., 59 (3): 2885-2897 (June 2023)

BibSonomy

Disambiguation of "Huang, Zhengfeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique.

Please choose a person to relate this publication to

Zhengfeng Zhang

Zhengfeng Qian

Josef Huang

Pa Huang

Haishi Huang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Huang, Zhengfeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique.

Please choose a person to relate this publication to

Zhengfeng Zhang

Zhengfeng Qian

Josef Huang

Pa Huang

Haishi Huang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique.